.. lcop::;; presH:tJy tbe sir·g]" fllix C1.vnn i ,e. (SF"Q) <1>0= h/2e:e2.("17·10-""Wb I DrB ~ued in most devicest6 The tasic drawback of these SFQ devices is t~3t. the magnetic flux suffers a nonvanisbing drop along even a supe~~onducting transmission line. As a result, the jnformation coded in this way can be transferred to few neighboring logic cells during a single clcck period. This property is hardl.y compatible with t~e trad~tjona~ computer arctitectures? The second way is to present information by the voltage across the Josephson junction. Such "resistive" devices are used in most re sent developments of the superconducting 10gicJ 4 2 and are compatible with the traditional architectures. Its major disadvantage is that the time necessary for the junction reset from its resistive T R + S (R) to'superconducting (S) state is rather large (up to 1 nsJ3 so that the minimum clock period ( Tc= TS~R + TR+S ) turns out to be larger than that of the modern semiconductor gates. The purpose of this work is to demonstrate another way to represent and process digital information in the superconducting electroniCS, .which excludes disadvantages of the above principles.
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Basic Princip le
In our "Re sistive Single Flux Quantum" (RSFQ) logic system the in formation is stored in the form of single flux quanta but is trans ferred in the form of single voltage pulses of the area
In contrast with the earlier proposals 4 -7 to use such pulses in lo gic circuitry, we present the logic unity (zero) by presence (ab sence) of the pulse during a period between two consequent timing (T) pulses. The latter puls es are similar in area (1) and shape to the signal ones, but are transmitted along separate lines~ As a simple illustrati o n of our principle consider a circuit (FigJ) perfoming the Boolean function F = ((~) + C)D. The circuit con sists of NOT, OR and AND gates interconnected by buffer stages. Each gate has signal inputs Si and a timing input T. All these inputs are supplied by the single voltage pulses (1) . Signal pulses can change the internal state of the gate independ e ntly of the exact time of their arrival (within the given period between the timing pulses). The timing pulse reads out the resulting internal state of the gate, i.e.,induces a single pulse of the same area (1) at the ) gate output in the case when the performed logic function is equal to unity. (Fig. 1 ). The buffer stage (Fig. 2a) is close in stru cture to that discussed earlier; it provides unilateral transfer of the pulses (1) between the logic gates with the simultaneous re generation of these pulses. The regeneration is provided by dc-bia sed non-hysteretic (low-B ) Josephson junction J wh~h performes a c 1 2rr-leap of its phase ¢ triggered by the input pulse. Series con-1.8ction of the buffer stages forms a neuristor-type transmission line capable to transfer information to unlimited distance along an integrated circuit with the velocity approaching that of light. In formation multiplication ca n be readily arranged (Fig. 2a) and cha nneling of pulses from two lines to one can be provided by simple connection of the outputs of the similar buffer stages. Figure 2b shows that the logic gate OR can be designed on the ba sis of a symmetrical two-junction superconducting quantum interfe rometer flux-biased by "'0/2 and hence possesing two similar stab le states. An input pulse Si arriving first in time changes the initial stat e of the int e rferometer while th e following signal pul .5 T
SY3tem of Logic Gates
• L u 100 TIME (ps) h Figure 3 se (if come) does not change this stat e . The timing pulse resets the initial stat e lhus pr e paring the gate to the next operation pe riod. This reset s witching indu ce s at the gate output a similar vol tag e pulse presenting the l ogic unity. Such pulse does not arise in the absence of the signa l pulses Si so that the OR function is really performed. Figure 3a shows a possible structure·of the NOT gate whi c h is t y pically a bottleneck in all Josephson junction logics. The gate co~ s ists of the int e rferometer similar to discussed above accompanied by the bu ffer stage (J3' J4 and R) and the additional conductance ~ Josephson junction s and J3 form a l oc ked pair similar to Got o J 2 pairl4, The timin g puls e triggers the 2TI-leap of the phase of one of the junction J 2 , J depending on' the stat e of the interfer ometer.
3 The conductance G and Josephson junction J3 provide low-impedan ce ways for signal and timing pulses respectively. As one can get convinced by the simulati on results t presented in Fig. 3b , the out put pulse arises only if jun c tion J3 has been switched. Our ana lysi s has shown that the circuit presented in Fig. 3a can also be 1106 used as a OR-NOT ga~e, which alone is sufficient to compose an ar bitrary logic cir~uit. It can be convenient, however, to use also other logic gates such as OR ( fig. 2b) , AND (Fig. 2c) Secondly, th e physical similarity of the signal and timing pulses enables one to arrange local generation and logic pr" , essing of the timing pulses using the similar logic circuitry. As a result, one can abandon the idea of the clock general for the whole processing device, limiting oneself to the local timing for each fragment. In the same time, presence of the timing pulses makes the mutial synchro nization of th e computer readily attainable.
Lastly, according to our simulations using the COMPASS program 1 6 all the circuits discussc J have ~ritic a l curr e nt margins as large as at least ±20%1~ This large tolerance for the parameter scatte ring gives every hope that basic logic gates operating according the new principle will be realised experementally in th e nearest future, s o that construction work on the digital devices could be started .
Possible Applications
The RS FQ logic is most suitablR for superfast information proces~ng inside a single c hip rather th a n for the interchip communication The first type of digital devices which could benefit from the su perfast RSFQ l ogic family is the micro-conveyer data flow signal processors with the information exchange between the near gate. Such processor can perform, for example, fast Fo urier transform or Fermat transform of the input signal. Th e se c ond possibility is to use the RSFQ logic to realize the "microprocessor" approach to design of the large universal compu ters. In this approach the wh ole device consi sts of a large number of VLSI circuits of few types. Each mi croc ircuit conta ins the RSFQ logic circuitry with some T-pulse line s controll e d by some low er rate (say, resisti ve ) mem ory cells; contents of these cells deter .mines functi on performed by th e micr oc ircuit. The large loss of the operation rate, typical for this ha rdware-saving approach, can b e made unsubstantional due to extremely high s peed of the RSFQ logic.
Las tly, one should note that all the RSFQ circuit] are l ogi c flip flops rather than mere gates . Thus they can be naturally used to design sequential sw itchin g circuits, and probably more complex de vice s with internally-di st ri bu t ed inform at i o n storage, including assoc i a tive and "active" memories.
